

# A Hardware-Aware Approach to Quantum Computing in superconducting NISQ Processors

Halima Giovanna Ahmad<sup>1</sup>, Carlo Cosenza<sup>1</sup>, Viviana Stasino<sup>1</sup>, Alessandro Sarno<sup>1</sup>, Alessandra Pizza<sup>1</sup>, Antonio Pio Italiano<sup>1</sup>, Chiara Longo<sup>1</sup>, Wladislav Guarino<sup>1</sup>, Davide Esposito<sup>1</sup>, Francesco Tafuri<sup>1</sup>, Davide Massarotti<sup>2</sup>

1. University of Napoli "Federico II", Department of Physics "Ettore Pancini", via Cinthia, 80126 Napoli, Italy

2. University of Napoli "Federico II", Department of Electrical Engineering and Information Technology, via Claudio, 80125 Napoli, Italy

**Abstract:** We present a hardware-aware approach for quantum computing, demonstrating the implementation of the first algorithms on Naples' public superconducting quantum computing center, analyzing real-device performance in the NISQ era.

Quantum computing is still in its early stages, although a tremendously fast advancement has been achieved in both theory and hardware in the latest years [1-4]. The development of quantum algorithms requires validation on real quantum processors to assess their practical performance under realistic conditions. However, current hardware platforms, while advancing quickly [5], are inherently affected by noise, and the roadmap towards fault-tolerant quantum computing is still long [6]. Despite this, quantum algorithms are often designed either assuming ideal fault-tolerant devices or relying on simulations with approximate noise models, which may not fully capture the behavior of real processors in the NISQ (Noisy Intermediate-Scale Quantum) era [7].

In this work, we first discuss on our strategy for hardware-aware quantum computing, the milestones and roadmaps to achieve an open and upgradable modular multi-node quantum computing system made of a 64-qubit superconducting Quantum Processing Unit (sQPU) ("Partenope") and a 25-qubit sQPU ("Ligea"). We demonstrate how the direct access of sQPU at the hardware level is beneficial to access the computational resources fundamentals for quantum advantage, to investigate the implementation of various quantum algorithms under realistic conditions, and to provide a tool to model noise in current NISQ processors and to understand limitations and advantages of quantum computing in the NISQ era [8,9].

Moreover, we focus on one use-case application in quantum finance, the Credit-Risk Analysis, through the Gaussian Conditional-Independence (GCI) model, one of the first algorithms run on the 25-qubit sQPU [10]. We demonstrate that hardware-aware quantum circuit transpilation based on a variational-like approach directly at the machine level allows us to overcome the limited connectivity and gate errors in our NISQ sQPU, with optimised outcome for such use-case.

## Example References

- [1] Arute, F., et al., Nature 574, 505–510 (2019)
- [2] Kim, Y., et al., Nature 618, 500–505 (2023)
- [3] Google Quantum AI and Collaborators. Nature 638, 920–926 (2025).
- [4] Google Quantum AI and Collaborators. Nature 646, 825–830 (2025).
- [5] AbuGhanem, M. EPJ Quantum Technol. 12, 102 (2025).
- [6] Campbell, E., et al., Nature 549, 172–179 (2017).
- [7] Lau, J.W.Z., et al., AAPPs Bull. 32, 27 (2022).
- [8] Ahmad H.G., et al., Adv Quantum Technol. 2024, 2300400
- [9] Ahmad H.G., et al., under revision. arXiv:2511.15576 (quant-ph).
- [10] Ahmad H.G., et al., under revision. arXiv:2601.06865 (quant-ph).